# NI 5421 Specifications

### NI PXI/PCI-5421 16-Bit 100 MS/s Arbitrary Waveform Generator

Unless otherwise noted, the following conditions were used for each specification:

- Analog Filter enabled.
- Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50  $\Omega$ .
- Direct Path set to 1  $V_{pk-pk}$ , Low-Gain Amplifier Path set to 2  $V_{pk-pk}$ , and High-Gain Amplifier Path set to 12  $V_{pk-pk}$ .
- Sample clock set to 100 MS/s.

Typical values are representative of an average unit operating at room temperature. Specifications are subject to change without notice. For the most recent NI 5421 specifications, visit ni.com/manuals.

To access all the NI 5421 documentation, including the *NI Signal Generators Getting Started Guide*, which contains functional descriptions of the NI 5421 signals, navigate to **Start»Programs»National Instruments»NI-FGEN»Documentation**.

**Hot Surface** If the NI 5421 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5421 to cool before removing it from the chassis.

## Contents

/\$\$\$

СН 0	2
Sample Clock	
Onboard Clock	
Phase-Locked Loop (PLL) Reference Clock	
CLK IN	
PFI 0 and PFI 1	
DIGITAL DATA & CONTROL (DDC)	
Start Trigger	
Markers	
Waveform and Instruction Memory Utilization	
Calibration	
Power	
Software	
Environment	
Safety, Electromagnetic Compatibility, and CE Compliance	
Physical	
Where to Go for Support	
11	



### **CH 0** (Channel 0 Analog Output, Front Panel Connector)

Specification	Value	Comments
Number of Channels	1	—
Connector	SMB (jack)	—
Output Voltage	Characteristics	
Output Paths	<ol> <li>The software-selectable Main Output Path setting provides full-scale voltages from 12.00 V<sub>pk-pk</sub> to 5.64 mV<sub>pk-pk</sub> into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output Path is selected, depending on the Gain attribute.</li> <li>The software-selectable Direct Path is optimized for IF applications and provides full-scale voltages from 1.000 V<sub>pk-pk</sub> to 0.707 V<sub>pk-pk</sub>.</li> </ol>	
DAC Resolution	16 bits	_

Table 1.

 Table 1. (Continued)

Specification		Comments			
Amplitude and	l Offset				
Amplitude			Amplitu	de (V <sub>pk-pk</sub> )	1. Amplitude
Range	Path	Load	Minimum Value	Maximum Value	values assume the full scale
	Direct	50 Ω	0.707	1.00	of the DAC is utilized. If an
		$1 \mathrm{k}\Omega$	1.35	1.91	amplitude
		Open	1.41	2.00	smaller than the minimum
	Low- Gain Amplifier	50 Ω	0.00564	2.00	value is desired, then waveforms less than full scale
		1 kΩ	0.0107	3.81	
		Open	0.0113	4.00	of the DAC can be used.
	High- Gain	50 Ω	0.0338	12.0	2. NI-FGEN
	Amplifier	1 kΩ	0.0644	22.9	compensates for user-
		Open	0.0676	24.0	specified resistive loads.
Amplitude Resolution	3 digits				_
Offset Range	Span of ± <0.0014%	Not available on the Direct Path.			

Table 1. (Continued)

Specification			Value	Comments		
Maximum Output Voltage						
Maximum	Path	The Maximum				
Output Voltage	Direct	50 Ω	±0.500	= Output Voltage of the NI 5421 is		
-		1 kΩ	±0.953	determined by the Amplitude		
		Open	±1.000	Range and the		
	Low-	50 Ω	±1.000	Offset Range.		
	Gain Amplifier	1 kΩ	±1.905			
	I -	Open	±2.000			
	High-	50 Ω	±6.000			
	Gain Amplifier	1 kΩ	±11.43			
	1	Open	±12.00			
Accuracy						
DC Accuracy	$\pm 0.2\%$ of (within $\pm$ $\pm 0.4\%$ of (0 °C to 5 For the D Gain Acc temperatu Gain Acc DC Offse	irect Path: uracy: ±0. ure) uracy: ±0. t Error: ±2	All paths are calibrated for amplitude and gain errors. The Low-Gain and High-Gain Amplifier Paths also are calibrated for offset errors. Specifications valid only for high impedance.			
AC Amplitude Accuracy	±1.0% of	Amplitud	50 kHz sine wave.			
Output Charac	teristics					
Output Impedance	50 Ω nominal or 75 Ω nominal, software-selectable. —					
Load Impedance Compensation	Output ar impedanc	-	s compensated for user-specified load			

 Table 1. (Continued)

Specification		Value		Comments
Output Coupling	DC			
Output Enable			10 out is terminated of the selected output	_
Maximum Output Overload	(±8 V for the Direc	an be connected to a et Path) source witho ge occurs if the CH 0	ut sustaining any	
Waveform Summing	similar paths—spec	apports waveform su cifically, the outputs an be connected toge	of multiple NI 5421	
Frequency and	Transient Response	2		
Bandwidth	43 MHz		Measured at –3 dB.	
Digital Interpolation Filter	Software-selectable Available interpola	_		
Analog Filter	Software-selectable	Available on Low-Gain Amplifier and High-Gain Amplifier Paths.		
Passband		Path		
Flatness	Direct			
	+0.6 dB to -0.4 dB 100 Hz to 40 MHz			
Pulse		Analog Filter		
Response	Direct	Low-Gain Amplifier	High-Gain Amplifier	and Digital Interpolation Filter disabled.
Rise/Fall Time	<5 ns	<8 ns	<10 ns	
Aberration	<10%	<5%	<5%	




Figure 1. Normalized Passband Flatness, Direct Path




Figure 2. Pulse Response, Low-Gain Amplifier Path 50  $\Omega$  Load

Table 1. (Continued)

Specification		Comments					
Suggested Maximum Frequencies for Common Functions							
Function		Path		Disable the			
	Direct	Analog Filter and the Digital Interpolation					
Sine	43 MHz	43 MHz	43 MHz	Filter for Square,			
Square	Not Recommended	- Ramp, and Triangle.					
Ramp	Not Recommended	5 MHz	5 MHz	1			
Triangle	Not Recommended	5 MHz	5 MHz	1			
Spectral Chara	cteristics			•			
Signal to		Path		Amplitude			
Noise and Distortion (SINAD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz.			
1 MHz	64 dB	66 dB	63 dB	SINAD at low amplitudes is			
10 MHz	61 dB	60 dB	47 dB	limited by a			
20 MHz	57 dB	56 dB	42 dB	148 dBm/Hz noise floor.			
30 MHz	60 dB	62 dB	62 dB	1			
40 MHz	60 dB	62 dB	62 dB	1			
43 MHz	58 dB	60 dB	55 dB	1			

Table 1. (Continued)


			/				
Specification	fication Value						
Spectral Characteristics (Continued)							
Spurious-Free Dynamic							
Range (SFDR) with Harmonics 1 MHz 10 MHz 20 MHz	Direct -76 dBc -68 dBc -60 dBc	Low-Gain Amplifier -71 dBc -64 dBc -57 dBc	High-Gain Amplifier -58 dBc -47 dBc -42 dBc	<ul> <li>-1 dBFS.</li> <li>Measured from</li> <li>DC to 50 MHz.</li> <li>Also called</li> <li>harmonic</li> <li>distortion.</li> <li>SFDR with</li> <li>harmonics at low</li> <li>amplitudes is</li> </ul>			
30 MHz	-73 dBc	-73 dBc	-74 dBc	limited by a -148 dBm/Hz			
40 MHz	-76 dBc	-73 dBc	-74 dBc	noise floor.			
43 MHz	-78 dBc	–75 dBc	–59 dBc	All values are typical and include aliased harmonics.			
Spurious-Free		Path		Amplitude			
Dynamic Range (SFDR) without Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz. SFDR without harmonics at low			
1 MHz	-88 dBFS	–91 dBFS	–91 dBFS	amplitudes is limited by a			
10 MHz	–87 dBFS	-89 dBFS	–91 dBFS	-148 dBm/Hz noise floor.			
20 MHz	-80 dBFS	-89 dBFS	-89 dBFS	All values are			
30 MHz	–73 dBFS	–73 dBFS	–74 dBFS	typical and include aliased			
40 MHz	–76 dBFS	–73 dBFS	–74 dBFS	harmonics.			
43 MHz	–78 dBFS	–75 dBFS	-60 dBFS				


Table 1. (Continued)

Specification	Specification Value Comments						
Spectral Characteristics (Continued)							
0 °C to 40 °C			Amplitude				
Total Harmonic Distortion (THD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Includes the 2 <sup>nd</sup> through the 6 <sup>th</sup> harmonic.			
20 kHz	–77 dBc (typical)	–77 dBc (typical)	-77 dBc (typical)				
1 MHz	-75 dBc (typical)	-70 dBc (typical)	-62 dBc (typical)				
5 MHz	-68 dBc	-68 dBc	-55 dBc				
10 MHz	-65 dBc	-61 dBc	-46 dBc				
20 MHz	-55 dBc	-53 dBc	—				
30 MHz	-50 dBc	-48 dBc	—				
40 MHz	-48 dBc	-46 dBc	_				
43 MHz	-47 dBc	-45 dBc	_				
0 °C to 55 °C		Path		Amplitude			
Total Harmonic Distortion (THD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Includes the 2 <sup>nd</sup> through the 6 <sup>th</sup> harmonic.			
20 kHz	-76 dBc (typical)	-76 dBc (typical)	–76 dBc (typical)				
1 MHz	-74 dBc (typical)	-69 dBc (typical)	-61 dBc (typical)				
5 MHz	-67 dBc	-67 dBc	-54 dBc				
10 MHz	-63 dBc	-60 dBc	-45 dBc				
20 MHz	-54 dBc	-52 dBc	_				
30 MHz	-48 dBc	-46 dBc	_				
40 MHz	-46 dBc	-41 dBc					
43 MHz	-45 dBc	-41 dBc	_				

Table 1. (Continued)

Specification			Val	ue			Comments
Average Noise Density		Amplitude Range Average Noise Density				Average Noise Density at small	
	Path	V <sub>pk-pk</sub>	dBm	$\frac{nV}{\sqrt{Hz}}$	dBm/Hz	dBFS/ Hz	amplitudes is limited by a –148 dBm/Hz
	Direct	1	4.0	18	-142	-146.0	noise floor.
	Low Gain	0.06	-20.4	9	-148	-127.6	
	Low Gain	0.1	-16.0	9	-148	-132.0	
	Low Gain	0.4	-4.0	13	-145	-141.0	
	Low Gain	1	4.0	18	-142	-146.0	
	Low Gain	2	10.0	35	-136	-146.0	
	High Gain	4	16.0	71	-130	-146.0	
	High Gain	12	25.6	213	-120	-145.6	
Intermodulation			Pa	th			Each tone is
Distortion (IMD)	Direc	et		-Gain lifier	High- Ampl		-7 dBFS. All values are typical.
10.2 MHz and 11.2 MHz	-81 dl	Bc	-80	dBc	-62	dBc	
10.6 MHz and 10.8 MHz	-81 dl	Bc	-79	dBc	-61	dBc	
19.5 MHz and 20.5 MHz	–78 dl	Bc	-66	dBc	-54 dBc		
19.9 MHz and 20.1 MHz	–78 dl	Вс	-65	dBc	-50	dBc	
34.0MHz and 35.0 MHz	-75 dBc		-58	-58 dBc -51 dBc		dBc	
34.8 MHz and 35.0 MHz	-75 dBc		-58	-58 dBc		dBc	
42.0 MHz and 43.0 MHz	-75 dBc		-55	5 dBc -51 dBc		dBc	
42.8 MHz and 43.0 MHz	-75 dl	Bc	-55	dBc	-50 dBc		





**Note** The noise floor in Figure 3 is limited by the measurement device. Refer to the *Average Noise Density* specification.

R




Figure 4. 10 MHz Single-Tone Spectrum, Low-Gain Amplifier Path, 100 MS/s, Interpolation Factor Set to 4

**Note** The noise floor in Figure 4 is limited by the measurement device. Refer to the *Average Noise Density* specification.




Figure 5. Direct Path, 2-Tone Spectrum (Typical)

**Note** The noise floor in Figure 5 is limited by the measurement device. Refer to the *Average Noise Density* specification.

R

# Sample Clock

Specification	V	alue	Comments
Sources	1. Internal, Divide-by-N (N	≥1)	Refer to the
	2. Internal, DDS-based, Hig	gh-Resolution	<i>Onboard Clock</i> section for more
	3. External, CLK IN (SMB	information	
	4. External, DDC CLK IN ( CONTROL front panel c		about Internal Clock Sources.
	5. <b>NI PXI-5421</b> : External, I (backplane connector)	PXI Star trigger	
	<ol> <li>NI PXI-5421: External, 1 (backplane connector) NI PCI-5421: External, 1</li> </ol>		
Sample Rate Ra	nge and Resolution		
Sample Clock Source	Sample Rate Range	Sample Rate Resolution	—
Divide-by-N	23.84 S/s to 100 MS/s	Settable to (100 MS/s) / $N$ (1 $\le N \le 4,194,304$ )	
High Resolution	10 S/s to 100 MS/s	1.06 µHz	
CLK IN	200 kS/s to 105 MS/s	Resolution determined by	
DDC CLK IN	10 S/s to 105 MS/s	external clock source.	
<b>NI PXI-5421</b> PXI Star Trigger	10 S/s to 105 MS/s	External Sample Clock duty cycle tolerance 40% to 60%.	
<b>NI PXI-5421</b> PXI_Trig<07>	10 S/s to 20 MS/s		
<b>NI PCI-5421</b> RTSI<07>	10 S/s to 20 MS/s		

#### Table 2.

 Table 2.
 (Continued)

Specification		Value				
Effective Sample	Rate					
	Sample Rate (MS/s)	Interpolation Factor		Effective Sample Rate	Effective Sample Rate =	
	10 S/s to 105 MS/s	1 (	Off)	10 S/s to 105 MS/s	(Interpolation Factor)*(Sample Rate)	
	12.5 MS/s to 105 MS/s	2		25 MS/s to 210 MS/s		
	10 MS/s to 100 MS/s	4		40 MS/s to 400 MS/s		
	10 MS/s to 50 MS/s	8		80 MS/s to 400 MS/s		
Sample Clock D	elay Range and Res	olution				
Sample Clock Source	Delay Adjustr Range	nent Delay Adjustment Resolution			_	
Divide-by-N	±1 sample clock	period <10 ps				
High- Resolution	±1 sample clock	-		ample Clock eriod/16,384		
External (all)	0 ns to 7.6	ns		<15 ps	]	

Table 2. (Continued)

Specification			Va	lue	Comments		
System Phase No	-						
Sample Clock Source	2	System Phase Noise Density (dBc/Hz) Offset		Density (dBc/Hz) Offset System Output Jitte		System Output Jitter (Integrated from	1. High- Resolution specifications
	100 Hz	1 kHz	10 kHz	100 Hz to 100 kHz)	increase as the Sample Rate is		
NI PXI-5421 Divide-by-N	-107	-121	-137	<1.2 ps rms	decreased. 2. <b>NI PXI-5421</b>		
NI PCI-5421 Divide-by-N	-110	-127	-137	<2.0 ps rms	PXI Star trigger		
High- Resolution <sup>1</sup>	-109	-121	-123	<4.2 ps rms	<ul> <li>specification is valid when the Sample Clock</li> </ul>		
NI PXI-5421 CLK IN	-111	-122	-135	<1.2 ps rms	Source is locked to PXI_CLK10.		
NI PCI-5421 CLK IN	-113	-125	-135	<2.0 ps rms			
<b>NI PXI-5421</b> PXI Star Trigger <sup>2</sup>	-115	-118	-130	<3.0 ps rms			
External Sample Clock Input Jitter Tolerance		ycle Jitter tter ±1 ns	±300 ps				

 Table 2.
 (Continued)

Specification	Value			Comments	
Sample Clock E	Sample Clock Exporting				
Exported Sample Clock Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>DDC CLK OUT (DIGITAL DATA &amp; CONTROL front panel connector)</li> <li>NI PXI-5421—PXI_Trig&lt;07&gt; (backplane connector) NI PCI-5421—RTSI&lt;07&gt;</li> </ol>			Exported Sample Clocks can be divided by integer $K$ ( $1 \le K \le$ 4,194,304).	
Exported Sample Clock Destinations	Maximum Frequency	Jitter (Typical)	Duty Cycle	—	
PFI<01>	105 MHz	PFI 0: 6 ps rms PFI 1: 12 ps rms	25% to 65%		
DDC CLK OUT	105 MHz	40 ps rms	40% to 60%		
<b>NI PXI-5421</b> PXI_Trig<07>	20 MHz	_	_		
<b>NI PCI-5421</b> RTSI<07>	20 MHz		_		

### Onboard Clock (Internal VCXO)

Table 3.

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference Clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	_
Frequency Accuracy	±25 ppm	

# Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	<ol> <li>NI PXI-5421—PXI_CLK10 (backplane connector) NI PCI-5421—RTSI_7 (RTSI_CLK)</li> <li>CLK IN (SMB front panel connector)</li> </ol>	The PLL Reference Clock provides the reference frequency for the phase-locked loop.
Frequency Accuracy	When using the PLL, the Frequency Accuracy of the NI 5421 is solely dependent on the Frequency Accuracy of the PLL Reference Clock Source.	
Lock Time	Typical: 70 ms. Maximum: 200 ms.	_
Frequency Range	<ul><li>5 MHz to 20 MHz in increments of 1 MHz.</li><li>Default of 10 MHz.</li><li>The PLL Reference Clock Frequency has to be accurate to ±50 ppm.</li></ul>	
Duty Cycle Range	40% to 60%	—
Exported PLL Reference Clock Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>NI PXI-5421—PXI_Trig&lt;07&gt; (backplane connector) NI PCI-5421—RTSI&lt;07&gt;</li> </ol>	

Table 4.
----------

### **CLK IN** (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	_
Destinations	1. Sample Clock	
	2. PLL Reference Clock	
Frequency Range	1 MHz to 105 MHz (Sample Clock destination and sine waves)	_
	200 kHz to 105 MHz (Sample Clock destination and square waves)	
	5 MHz to 20 MHz (PLL Reference Clock destination)	
Input Voltage Range	Sine wave: 0.65 $V_{pk-pk}$ to 2.8 $V_{pk-pk}$ into 50 $\Omega$ (0 dBm to +13 dBm)	
	Square wave: 0.2 $V_{pk\text{-}pk}$ to 2.8 $V_{pk\text{-}pk}$ into 50 $\Omega$	
Maximum Input Overload	±10 V	_
Input Impedance	50 Ω	_
Input Coupling	AC	

Table J.
----------

### **PFI 0 and PFI 1** (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments	
Connectors	Two SMB (jack)	—	
Direction	Bi-directional		
Frequency Range	DC to 105 MHz	_	
As an Input (Tr	igger)		
Destinations	Start Trigger		
Maximum Input Overload	-2 V to +7 V	_	
V <sub>IH</sub>	2.0 V		
V <sub>IL</sub>	0.8 V		
Input Impedance	1 kΩ		
As an Output (Event)			
Sources	1. Sample Clock divided by integer $K$ ( $1 \le K \le 4,194,304$ )	_	
	2. Sample Clock Timebase (100 MHz) divided by integer $M$ (2 $\leq M \leq 4,194,304$ )		
	3. PLL Reference Clock		
	4. Marker		
	5. Exported Start Trigger (Out Start Trigger)		
Output Impedance	50 Ω		
Maximum Output Overload	-2 V to +7 V		

Table 6. (Continued)

Specification	Value	Comments
V <sub>OH</sub>	Minimum: 2.9 V (open load), 1.4 V (50 Ω load)	Output drivers are
V <sub>OL</sub>	Maximum: 0.2 V (open load), 0.2 V (50 Ω load)	+3.3 V TTL compatible. Measured with a 1 m cable.
Rise/Fall Time (20% to 80%)	≤2.0 ns	Load of 10 pF.

### DIGITAL DATA & CONTROL (DDC) Optional Front Panel Connector

Specification		Value		Comments
Connector Type	68-pin VHDCI female receptacle			_
Number of Data Output Signals	16			
Control Signals	<ol> <li>DDC CLK OUT</li> <li>DDC CLK IN (d)</li> <li>PFI 2 (input)</li> <li>PFI 3 (input)</li> <li>PFI 4 (output)</li> <li>PFI 5 (output)</li> </ol>	· • •		
Ground	23 pins			
Output Signal Characteristics (Includes Data Outputs, DDC CLK OUT, a			and PFI<45>)	
Signal Type	LVDS (Lo	ow-Voltage Different	ial Signal)	
Signal Characteristics	Minimum	Typical	Maximum	1. Tested with 100 Ω differential
V <sub>OH</sub>	_	1.3 V	1.7 V	load.
V <sub>OL</sub>	0.8 V	1.0 V	—	2. Measured at
Differential Output Voltage	0.25 V	—	0.45 V	the front panel. 3. Load
Output Common-Mode Voltage	1.125 V		1.375 V	capacitance <10 pF. 4. Driver and
Rise/Fall Time		0.8 ns	1.6 ns	receiver comply with ANSI/TIA/ EIA-644. 5. Rise time is 20% to 80%.

100107.
---------

 Table 7. (Continued)

Specification	Va	Comments			
Output Signal (	Output Signal Characteristics (Continued)				
Output Skew	Typical: 1 ns, maximum 2 ns. Skew between any two outputs on the DIGITAL DATA & CONTROL front panel connector.		_		
Output Enable/Disable	Controlled through the softwa and Control Signals collective go to a high-impedance state.				
Maximum Output Overload	-0.3 V to +3.9 V				
Input Signal Ch	naracteristics (Includes DDC )	CLK IN and PFI<23>)			
Signal Type	LVDS (Low-Voltage Differen	tial Signal)	_		
Input Differential Impedance	100 Ω	_			
Maximum Output Overload	-0.3 V to +3.9 V		_		
Signal Characteristics	Minimum	Maximum	_		
Differential Input Voltage	0.1 V	0.5 V			
Input Common Mode Voltage	0.2 V	2.2 V			
DDC CLK OUT	Г	·			
Clocking Format	Data outputs and markers change on the falling edge of DDC CLK OUT.				
Frequency Range	Refer to the Sample Clock see				
Duty Cycle	40% to 60%		_		
Jitter	40 ps rms				

 Table 7. (Continued)

Specification	Value	Comments
DDC CLK IN		
Clocking Format	DDC Data Output signals change on the rising edge of DDC CLK IN.	—
Frequency Range	10 Hz to 105 MHz	—
Input Duty Cycle Tolerance	40% to 60%	
Input Jitter Tolerances	300 ps pk-pk of Cycle-Cycle Jitter, and 1 ns rms of Period Jitter.	—

# **Start Trigger**

Specification	Value	Comments
Sources	1. PFI<01> (SMB front panel connectors)	_
	<ol> <li>PFI&lt;23&gt; (DIGITAL DATA &amp; CONTROL front panel connector)</li> </ol>	
	3. NI PXI-5421—PXI_Trig<07> (backplane connector) NI PCI-5421—RTSI<07>	
	4. NI PXI-5421—PXI Star trigger (backplane connector)	
	5. Software (use function call)	
	6. Immediate (does not wait for a trigger). Default.	
Modes	1. Single	_
	2. Continuous	
	3. Stepped	
	4. Burst	
Edge Detection	Rising	_
Minimum Pulse Width	25 ns. Refer to t <sub>s1</sub> at <b>NI Signal Generators Help»Devices»</b> <b>NI 5421»NI <bus>-5421»Triggering»Trigger Timing</bus></b> .	_

Table 8.

Table 8. (Continued)

Specification	Va	llue	Comments
Delay from	Interpolation Factor	Typical Delay	Refer to $t_{s2}$ at
Start Trigger to CH 0 Analog Output	Digital Interpolation Filter disabled.	43 Sample Clock Periods + 110 ns	NI Signal Generators Help»Devices»
1	2	57 Sample Clock Periods + 110 ns	NI 5421» NI <bus>-5421»</bus>
	4	63 Sample Clock Periods + 110 ns	Triggering» Trigger Timing.
	8	64 Sample Clock Periods + 110 ns	
Delay from Start Trigger to Digital Data Output	40 Sample Clock periods + 110 ns.		—
Trigger Exporting			
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the <i>Destinations</i> specification of Table 9.		—
Exported Trigger Delay	65 ns (typical). Refer to t <sub>s3</sub> at <b>NI Signal Generators Help»</b> <b>Devices»NI 5421»NI <bus>-5421»Triggering»Trigger</bus></b> <b>Timing</b> .		_
Exported Trigger Pulse Width	>150 ns. Refer to t <sub>s4</sub> at <b>NI Signal Generators Help</b> » <b>Devices»NI 5421»NI <bus>-5421»Triggering»Trigger</bus></b> <b>Timing</b> .		—

## Markers

Specification	Value			Comments
Destinations	1. PFI<01> (SMI	B front panel connect	ors)	—
	2. PFI<45> (DIG connector)	ITAL DATA & CON	TROL front panel	
	3. <b>NI PXI-5421</b> —PXI_Trig<06> (backplane connector) <b>NI PCI-5421</b> —RTSI<07>			
Quantity	One Marker per Se	egment.		—
Quantum	Marker position must be placed at an integer multiple of four samples.			—
Width	>150 ns. Refer to t <sub>m2</sub> at <b>NI Signal Generators Help</b> » <b>Devices</b> » <b>NI 5421</b> » <b>NI <bus>-5421</bus></b> » <b>Waveform</b> <b>Generation</b> » <b>Marker Events</b> .			
Skew	Destination	With Respect to Analog Output	With Respect to Digital Data Output	Refer to t <sub>m1</sub> at NI Signal Generators
	PFI<01>	±2 Sample Clock Periods	N/A	Help»Devices» NI 5421» NI <bus>-5421»</bus>
	PFI<45>	N/A	<2 ns	Waveform
	NI PXI-5421 PXI_Trig<06> NI PCI-5421 RTSI<06>	±2 Sample Clock Periods	N/A	Generation» Marker Events.
Jitter	20 ps rms			_

#### Table 9.

# Waveform and Instruction Memory Utilization

Specification		Value		Comments
Memory Usage	The NI 5421 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			For more information, refer to NI Signal Generators Help» Programming» NI-TClk Synchronization Help.
Onboard Memory Size	8 MB standard: 8,388,608 bytes	32 MB option: 33,554,432 bytes	256 MB option: 268,435,456 bytes	—
Output Modes	Arbitrary Waveform	n mode and Arbitrar	y Sequence mode	
Arbitrary Waveform Mode	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.			—
Arbitrary Sequence Mode	In Arbitrary Sequence mode, a sequence directs the NI 5421 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.			
Minimum Waveform Size	Trigger Mode	Arbitrary Waveform Mode	Arbitrary Sequence Mode	The Minimum Waveform Size
(Samples)	Single	16	16	is sample rate dependent in
	Continuous	16	96 @ >50 MS/s	Arbitrary
			32 @ ≤50 MS/s	Sequence Mode.
	Stepped	32	96 @ >50 MS/s	
			32 @ ≤50 MS/s	
	Burst	16	512 @ >50 MS/s	
			256 @ ≤50 MS/s	

Table 10.
-----------

 Table 10.
 (Continued)

Specification		Value		Comments
Loop Count	1 to 16,777,215. Burst trigger: Unlimited			
Quantum	Waveform size mus	st be an integer multi	ple of four samples.	—
Memory Limits				
	8 MB Standard	32 MB Option	256 MB Option	All trigger modes
Arbitrary Waveform Mode, Maximum Waveform Memory	4,194,176 Samples	16,777,088 Samples	134,217,600 Samples	except where noted.
Arbitrary Sequence Mode, Maximum Waveform Memory	4,194,120 Samples	16,777,008 Samples	134,217,520 Samples	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	Condition: Waveform memory is <4,000 samples.

# Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	_
External Calibration	The External Calibration calibrates the VCXO, voltage reference, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	
Calibration Interval	Specifications valid within 2 years of External Calibration.	
Warm-up Time	15 minutes	_

#### Table 11.

## Power

Table 12.

Specification	Typical Operation	Overload Operation	Comments
+3.3 VDC	1.9 A	2.7 A	Typical.
+5 VDC	2.0 A	2.2 A	Overload operation occurs
+12 VDC	0.46 A	0.5 A	when CH 0 is
-12 VDC	0.01 A	0.01 A	shorted to ground.
Total Power	21.9 W	26.0 W	

### Software

Specification	Value	Comments
Driver Software	NI-FGEN 2.0 or later version. NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5421. NI-FGEN provides application programming interfaces for many development environments.	—
Application Software	<ul> <li>NI-FGEN provides programming interfaces for the following application development environments:</li> <li>LabVIEW</li> <li>LabWindows<sup>™</sup>/CVI<sup>™</sup></li> <li>Measurement Studio</li> <li>Microsoft Visual C/C++</li> <li>Microsoft Visual Basic</li> <li>Borland C/C++</li> </ul>	
Soft Front Panel/ Interactive Configuration	The FGEN Soft Front Panel 1.3 or later supports interactive control of the NI 5421. The FGEN Soft Front Panel is included on the NI-FGEN driver CD. Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the NI 5421. MAX is also included on the NI-FGEN CD.	

Table	13.
-------	-----

### NI PXI-5421 Environment

**Note** To ensure that the NI PXI-5421 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5421 kit. The NI PXI-5421 is intended for indoor use only.

Specifications	Value	Comments
Operating Temperature	0 °C to +55 °C in all NI PXI chassis except the following: 0 °C to +45 °C when installed in an NI PXI-101 <i>x</i> or NI PXI-1000B chassis. Meets IEC-60068-2-1 and IEC-60068-2-2.	
Storage Temperature	-25 °C to +85 °C. Meets IEC-60068-2-1 and IEC-60068-2-1.	
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	_
Operating Vibration	5 Hz to 500 Hz, 0.31 g <sub>rms</sub> . Meets IEC-60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub> . Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	—
Altitude	2,000 m maximum (at 25 °C ambient temperature)	
Pollution Degree	2	—

Та	ble	14.

### NI PCI-5421 Environment



**Note** To ensure that the NI PCI-5421 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5421 kit. Also, to maximize airflow and extend the life of the device, leave any adjacent PCI slots empty. The NI PCI-5421 is intended for indoor use only.

Specifications	Value	Comments
Operating Temperature	0 °C to +45 °C. Meets IEC-60068-2-1 and IEC-60068-2-2.	_
Storage Temperature	-25 °C to +85 °C. Meets IEC-60068-2-1 and IEC-60068-2-2.	_
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	
Storage Vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub> . Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 m maximum (at 25 °C ambient temperature)	_
Pollution Degree	2	

Tab	le 1	5.
- un		•••

# Safety, Electromagnetic Compatibility, and CE Compliance

Table 16.			
Specification	Value	Comments	
Safety	The NI 5421 is designed to meet the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: IEC 61010-1, EN 61010-1 UL 61010-1 CAN/CSA-C22.2 No. 61010-1		
	er safety certifications, refer to the product label or visit r rch by model number or product line, and click the appro		
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	_	
Immunity	EN 61326:1997 + A2:2001, Table 1	_	
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant	_	
	<ul><li>Notes:</li><li>1. This device is not intended for, and is restricted from, use in residential areas.</li><li>2. For EMC compliance, operate this device with shielded cabling.</li></ul>		
	3. When connected to other test objects, this product may cause radio interference. If this occurs, you may be required to take adequate measures to reduce the interference.		
This product meets the CE marking, as follow	e essential requirements of applicable European Directive	es as amended for	
Low-Voltage Directive (safety)	73/23/EEC	_	
Electromagnetic Compatibility Directive (EMC)	89/336/EEC		
compliance information	claration of Conformity (DoC) for this product for any acon. To obtain the DoC for this product, visit ni.com/cer ber or product line, and click the appropriate link in the C	tification,	

# Physical

Specification	Value		Comments		
	NI PXI-5421	NI PCI-5421			
Dimensions	3U, One Slot, PXI/cPCI Module	$34.07 \times 10.67 \times 2.03$ cm (13.4 × 4.20 × 0.8 inches)	—		
	$2.0 \times 13.0 \times 21.6$ cm ( $0.8 \times 5.1 \times 8.5$ inches)				
Weight	345 g (12.1 oz)	419 g (14.8 oz)	—		
Front Panel Connectors					
Label	Function(s)	Connector Type	—		
CH 0	Analog Output	SMB (jack)			
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)			
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)			
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)			
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle			

Table 17.

 Table 17. (Continued)

Specification	Value	Comments		
NI PXI-5421 Only—Front Panel LED Indicators				
Label	Function	For more		
ACCESS LED	The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5421 to the controller.	information, refer to the <i>NI Signal</i> <i>Generators Help.</i>		
ACTIVE LED	The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5421.			
Included Cable				
	1 (NI part number 763541-01), 50 $\Omega$ , BNC Male to SMB Plug, RG223/U, Double Shielded, 1 m cable.	—		

### Where to Go for Support

The National Instruments Web site is your complete resource for technical support. At ni.com/support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electronic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. For telephone support in the United States, create your service request at ni.com/support and follow the calling instructions or dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599, Canada (Calgary) 403 274 9391, Canada (Ottawa) 613 233 5949, Canada (Québec) 450 510 3055, Canada (Toronto) 905 785 0085, Canada (Vancouver) 604 685 7530, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, India 91 80 51190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Malaysia 603 9131 0918, Mexico 01 800 010 0793, Netherlands 31 0 348 433 466, New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 65 6226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 2 2528 7227, Thailand 662 992 7519, United Kingdom 44 0 1635 523545

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your CD, or ni.com/patents.